

BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS



TISP4xx0L3LM Overvoltage Protector Series

Ion-Implanted Breakdown Region
Precise and Stable Voltage
Low Voltage Overshoot under Surge

Device	V _{DRM} V	V _(BO) V
'4070	58	70
'4350	275	350


Ring-Tip Protection TISP4350L3LM

Electronics Protection TISP4070L3LM

Rated for UL 1950, ITU-T and TIA/EIA-IS-968

Surge Type	Standard	Wave Shape	I _{TSP} A
A	TIA/EIA-IS-968 (formerly FCC Part 68)	10/160	50
		10/560	30
B	TIA/EIA-IS-968 UL 1950/ ITU-T K.21	9/720	40
		10/700	

LM Package (Top View)



MD4XATA

NC - No internal connection on pin 2

Device Symbol



SD4XAA

Terminals T and R correspond to the alternative line designators of A and B

Description

These devices are designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g. between the Ring to Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g. 3-point protection between Ring, Tip and Ground).

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breaker level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides. These protectors are guaranteed to voltage limit and withstand the listed lightning surges in both polarities. After a Type A surge (200 A, 10/160, and 100 A, 10/560) the equipment is allowed to be non-operational or operational. For an operational pass, series resistance must be added to reduce the Type A currents to within the TISP4xxxL3LM ratings (50 A, 10/160 and 30 A, 10/560). Alternatively, a series fuse with an I²t greater than 0.45 A²s and less than 5.6 A²s could be used to give a non-operational pass. After a Type B surge the equipment must be operational. As the TISP4xxxL3LM has a current rating of 40 A, will survive both Type B surges, metallic (25 A, 9/720) and longitudinal (37.5 A, 9/720), giving an operational pass to Type B surges.

For metallic protection, the TISP4350L3LM is connected between the Ring and Tip conductors. For longitudinal protection two TISP4350L3LM protectors are used; one between the Ring conductor to ground and the other between the Tip conductor to ground. The FCC Part 68 B type ringer has voltages of 56.5 V d.c. and up to 150 V rms a.c., giving a peak voltage of 269 V. The TISP4350L3LM will not clip the B type ringing voltage as it has a high impedance up to 275 V.

The TISP4070L3LM should be connected after the hook switch to protect the following electronics. As the TISP4070L3LM has a high impedance up to 58 V, it will switch off after a surge and not be triggered by the normal exchange battery voltage.

How To Order

Device	Package Type	Carrier	Quantity	Order As
TISP4070L3	LM (Straight Lead DO-92)	Bulk Pack	2000	TISP4070L3LM-S
TISP4350L3	LM (Straight Lead DO-92)	Bulk Pack	2000	TISP4350L3LM-S

*RoHS Directive 2002/95/EC Jan 27 2003 including Annex
JULY 2000 - REVISED JANUARY 2007

Specifications are subject to change without notice.

Customers should verify actual device performance in their specific applications.

TISP4xx0L3LM Overvoltage Protector Series

BOURNS®

Absolute Maximum Ratings, $T_A = 25\text{ }^\circ\text{C}$ (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
Repetitive peak off-state voltage	V_{DRM}	± 58 ± 275	V
Non-repetitive peak on-state pulse current (see Notes 1 and 2)	I_{TSP}	50 40 40 30	A
10/160 (TIA/EIA-IS-968 (formerly FCC Part 68), 10/160 μs voltage wave shape)			
5/310 (ITU-T K.21, 10/700 voltage wave shape)			
5/320 (TIA/EIA-IS-968 (formerly FCC Part 68), 9/720 μs voltage wave shape)			
10/560 (TIA/EIA-IS-968 (formerly FCC Part 68), 10/560 μs voltage wave shape)			
Non-repetitive peak on-state current (see Notes 2 and 3)	I_{TSM}	4	A
50/60 Hz, 1 s			
Initial rate of rise of on-state current, Linear current ramp, Maximum ramp value < 38 A	di_{T}/dt	250	A/ μs
Junction temperature	T_{J}	-40 to +150	$^\circ\text{C}$
Storage temperature range	T_{stg}	-65 to +150	$^\circ\text{C}$

- NOTES: 1. Initially, the TISP4xxxL3LM must be in thermal equilibrium with $T_{\text{J}} = 25\text{ }^\circ\text{C}$
 2. The surge may be repeated after the TISP4xxxL3LM returns to its initial conditions.
 3. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. Derate current values at $-0.61\text{ } \%/^\circ\text{C}$ for ambient temperatures above $25\text{ }^\circ\text{C}$.

Electrical Characteristics, $T_A = 25\text{ }^\circ\text{C}$ (Unless Otherwise Noted)

Parameter	Test Conditions	Min	Typ	Max	Unit	
I_{DRM} Repetitive peak off-state current	$V_{\text{D}} = V_{\text{DRM}}$ $T_{\text{A}} = 25\text{ }^\circ\text{C}$ $T_{\text{A}} = 85\text{ }^\circ\text{C}$			± 5 ± 10	μA	
$V_{(\text{BO})}$ Breakover voltage	$dv/dt = \pm 250\text{ V/ms}$, $R_{\text{SOURCE}} = 300\ \Omega$			± 70 ± 350	V	
$V_{(\text{BO})}$ Breakover voltage	$dv/dt = \pm 1000\text{ V}/\mu\text{s}$, Linear voltage ramp, Maximum ramp value = $\pm 500\text{ V}$ $di/dt = \pm 20\text{ A}/\mu\text{s}$, Linear current ramp, Maximum ramp value = $\pm 10\text{ A}$			± 78 ± 359	V	
$I_{(\text{BO})}$ Breakover current	$dv/dt = \pm 250\text{ V/ms}$, $R_{\text{SOURCE}} = 300\ \Omega$	± 40		± 250	mA	
V_{T} On-state voltage	$I_{\text{T}} = \pm 5\text{ A}$, $t_{\text{W}} = 100\ \mu\text{s}$			± 3	V	
I_{H} Holding current	$I_{\text{T}} = \pm 5\text{ A}$, $di/dt = -/+ 30\text{ mA/ms}$	± 120		± 350	mA	
dv/dt Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < $0.85 V_{\text{DRM}}$	± 5			kV/ μs	
I_{D} Off-state current	$V_{\text{D}} = \pm 50\text{ V}$ $T_{\text{A}} = 85\text{ }^\circ\text{C}$			± 10	μA	
C_{off} Off-state capacitance	$f = 100\text{ kHz}$, $V_{\text{d}} = 1\text{ V rms}$, $V_{\text{D}} = 0$, $V_{\text{D}} = 1\text{ V}$, $V_{\text{D}} = 5\text{ V}$ $f = 100\text{ kHz}$, $V_{\text{d}} = 1\text{ V rms}$, $V_{\text{D}} = 0$, $V_{\text{D}} = 1\text{ V}$, $V_{\text{D}} = 5\text{ V}$			40 38 31 26 24 20	50 48 39 33 30 25	pF

TISP4xx0L3LM Overvoltage Protector Series


BOURNS®

Thermal Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
R _{θJA} Junction to free air thermal resistance	EIA/JESD51-3 PCB, I _T = I _{TSM(1000)} , T _A = 25 °C, (see Note 4)			120	°C/W
	265 mm x 210 mm populated line card, 4-layer PCB, I _T = I _{TSM(1000)} , T _A = 25 °C		57		

NOTE 4: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

Parameter Measurement Information



PMXXAJA

Figure 1. Voltage-Current Characteristic for T and R Terminals
All Measurements are Referenced to the R Terminal

TISP4xx0L3LM Overvoltage Protector Series

BOURNS®

MECHANICAL DATA

Device Symbolization Code

Devices will be coded as below.

Device	Symbolization Code
TISP4070L3	4070L3
TISP4350L3	4350L3

"TISP" is a trademark of Bourns, Ltd., a Bourns Company, and is Registered in U.S. Patent and Trademark Office.
"Bourns" is a registered trademark of Bourns, Inc. in the U.S. and other countries.

JULY 2000 - REVISED JANUARY 2007

Specifications are subject to change without notice.

Customers should verify actual device performance in their specific applications.